
## Keysight B4655A FPGA Dynamic Probe for Xilinx



Data Sheet



### The Challenge

You rely on the insight a logic analyzer provides to understand the behavior of your FPGA in the context of the surrounding system. A typical approach is to take advantage of the programmability of the FPGA to route internal nodes to a small number of physical pins that a logic analyzer can measure. While this is a very useful approach, it has significant limitations.

- Since pins on the FPGA are typically an expensive resource, there are a relatively small number available for debug. This limits internal visibility (i.e. one pin is required for each internal signal to be probed).
- When different internal signals need to be accessed you must change your design to route these signals to pins. This can be time consuming and can affect the timing of the FPGA design.
- Finally, the process required to map the signal names from the FPGA design to the logic analyzer setup is manual and tedious. When new signals are routed out, the need to manually update these signal names on the logic analyzer takes additional time and is a potential source of confusing errors.

### A Better Way

Collaborative development between Keysight Technologies, Inc. and Xilinx have produced a faster and more effective way to use your logic analyzer to debug FPGAs and the surrounding system. The Keysight FPGA dynamic probe, used in conjunction with an Keysight logic analyzer, provides the most effective solution for simple through complex debugging.




Figure 1. The FPGA dynamic probe application endows your logic analyzer with unique productivity enhancements to find problems more quickly.





Electronica, 2004

### Debug Your FPGAs Faster and More Effectively with a Logic Analyzer

The Keysight FPGA dynamic probe, used in conjunction with a Keysight logic analyzer, provides the most effective solution for debugging problems [simple through complex]. The FPGA dynamic probe lets you:

- View internal activity With a logic analyzer, you are normally limited to measuring signals at the periphery of the FPGA. With the FPGA dynamic probe, you can now access signals internal to the FPGA. You can measure up to 128 internal signals for each external pin dedicated to debug, unlocking more visibility into your design than you ever had before.
- Make multiple measurements in seconds – Moving probe points internal to an FPGA used to be time consuming. Now, in less than a second, you can easily measure a different set of internal signals – without design changes. FPGA timing stays constant when you select new sets of internal signals for probing.
- Leverage the work you did in your design environment — The FPGA dynamic probe is a tool that maps internal signal names from your FPGA design tool to your logic analyzer. Eliminate unintentional mistakes and save hours of time with this automatic setup of signal and bus names on your logic analyzer.




Figure 2. Create a timesaving FPGA measurement system. Insert an ATC2 (Keysight Trace Core) core into your FPGA design. With the application running on your logic analyzer, you control which group of internal signals to measure via JTAG.




Figure 3. Access up to 128 internal signals for each debug pin. Select cores with 1, 2, 4, 8, 16, 32, or 64 signal banks. Signal banks all have identical width (4 to 128 signals wide) determined by the number of pins you devote for debug. Each pin provides sequential access to 1 signal on every input bank. Using an optional 2X time division compression in state mode, each pin can access 2 signals per bank.

### A Quick Tour of the Application

### Design step 1: Create the ATC2 core

Use Xilinx Core Inserter or EDK to select your ATC2 parameters and to create a debug core that best matches your development needs. Parameters include number of pins, number of signal banks, the type of measurement (state or timing), and other ATC2 attributes.

LhipScope Pro Core In le <u>E</u> dit <u>H</u> elp	nserter [2x_plug_n_run.cdc]				
. 🗢 🗢					
DEVICE	ATC2				
U0: ATC2	Pin Selection Parameters	Net Connections			
		Pin Edit Mode	Endpoint Type	TDM Rate	
		ATD Pin Count	Signal Bank Count	Data Width	
		8 💌	4		
	Max Frequency Range 0.100MHz  Finable Auto Setup  Individual Pin Settings				
	Pin Name	Pin Loc	IO Star	ndard	
	ATCK	L15	LVCM	0\$33	
	ATD[0]	C11	LVCM	0833	
	ATD[1]	C12	LVCM	0833	
	ATD[2]	B4	LVCM	0833	
	ATD[3]	A10	LVCM	0833	
	ATD[4]	G16	LVCM	0833	
	ATD[5]	K15	LVCM	0833	
	ATD[6]	E14	LVCM	0533	
	ATD[7]	E16	LIVOM	0000	

### Design step 2: Select groups of signals to probe


Specify banks of internal signals that are potential candidates for logic analysis measurements (using Xilinx Core Inserter or EDK).

Select Net

Activate	FPGA	Dynamic	Probe	

The FPGA dynamic probe icon allows you to control the ATC2 Core and setup the logic analyzer.

#### Structure / Nets Net Selections [state\_pins04\_banks01\_tdm1x] Data Signals ⊡--u\_atc3 [atc3\_tst\_core] Channel . t-u\_cnt [counter] /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/c CH:0 ... ⊡--u\_clk (clock\_source) /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/cf. /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac CH:2 CH:3 /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. CH:5 /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. CH:6 CH:7 CH:8 L L CH:9 /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac 4 /u\_atc3/U\_ATC/u\_acb\_bridge/u\_addrctl/ac. /u\_atc3/U\_ATC/u\_acb\_bridge/u\_datard/cfg. CH:10 CH:11 Net Name ▼ Pattern: Filter - CH11 N\_stC53U\_ALUM\_scb\_cruggen\_tests.vc.vg CH12 LystC3U\_ALUM\_scb\_bridgelu\_detawr/cf. CH13 Ack CH14 Ams CH15 Adi\_1 CH16 Ado\_1 Net Name Source Instance Source Component Base Type state\_pins04\_banks0... state\_pins04\_banks0.. state\_pins04\_banks0... state\_pins04\_banks0.. \_\_clkin POR state\_pins04\_banks0. state\_pins04\_banks0.. \_mstrpresent\_ i\_ibtc state\_pins04\_banks0.. state\_pins04\_banks0. ORT state\_pins04\_banks0.. state\_pins04\_banks0.. IBUF state\_pins04\_banks0... state\_pins04\_banks0... tms i ORT ck\_i IBUF ptms\_i\_ibuf ms atc3\_tst\_core atc3\_tst\_core BUF u\_atc3 u\_atc3 ptdi\_i\_ibuf FDC\_ FDR\_ IBUF tdo\_1 tdo\_oe\_1 tdi\_1 tdo\_oe\_1\_i p\_mstrpresent\_b\_ibuf tdo oe 1 i INV \_mstrpresent\_b\_c IBUF IBUF \_mstrpresent\_b\_c\_i p\_mstrpresent\_b\_c\_i SBO SB1 SB2 SB3 BUF BUFG IBUFDS\_LVPECL\_33 BUFG ptck\_i\_c ptck\_i\_ibuf IBUF u\_tck u\_ibuf\_clki BUFG IBUFDS\_LVPECL\_33 1 Move Nets Up Make Connections u clk clock\_source ▼ ↓ Move Nets Down Remove Connections Cancel ок



## A Quick Tour of the Application (Continued)

### Measurement setup step 1: Establish a connection between the analyzer and the ATC2 core

The FPGA dynamic probe application establishes a connection between the logic analyzer and a Xilinx cable. It also determines what devices are on the JTAG scan chain and lets you pick the device with which you wish to communicate. Core and device names are user definable.


### Measurement setup step 2: Map FPGA pins


Quickly specify how the FPGA pins (the signal outputs of ATC2) are connected to your logic analyzer. Select your probe type and rapidly provide the information needed for the logic analyzer to automatically track names of signals routed through the ATC2 core.


For ATC2 cores with auto setup enabled, each pin of the ATC2 core, one at a time, produces a unique stimulus pattern. The instrument looks for this unique pattern on any of its acquisition channels. When the instrument finds the pattern, it associates that instrument channel with the ATC2 output pin producing it. It then repeats the process for each of the remaining output pins eliminating the need to manually enter probe layout information.


### Measurement setup step 3: Import signal names

Tired of manually entering bus and signal names on your logic analyzer? The FPGA dynamic probe application reads a .cdc file produced by the Xilinx Core Inserter. The names of signals you measure will now automatically show on your logic analysis interface.









## A Quick Tour of the Application (Continued)


# Setup complete: Make measurements

Quickly change which signal bank is routed to the logic analyzer. A single mouse click tells the ATC2 core to switch to the newly specified signal bank without any impact to the timing of your design. To make measurements throughout your FPGA, change signal banks as often as needed. User-definable signal bank names make it straight forward to select a part of your design to measure.

FPGA Dynamic Probe	×
Packet Flow	Bun Eyefinder
Transmit signals (Bank 0)     Recieve signals (Bank 1)     State Machine (Bank 2)     88/108 Encoder (Bank 3)	Rename Bank
E-Calibration Bank	Selected signal bank: Transmit signals (Bank 0)
	Last selected in core: Transmit signals (Bank 0)
	Cancel Help

# Correlate internal FPGA activity with external measurements

With each new selection of a signal bank, the application updates new signal names from your design to the logic analyzer. View internal FPGA activity and time correlate internal FPGA measurements with external events in the surrounding system.



Using the FPGA Dynamic probe, each pin provides access to up to 128 internal signals. The number of debug pins can range from 4 to 128 depending on your needs. When using synchronous cores, one additional pin is used for the clock.

Number of debug pins	Maximum internal signals
4	512
8	1024
16	2048
•	•
•	•
•	•
128	16384

### Keysight B4655A Specifications and Characteristics

Supported logic analyzers	
Portable and PC-hosted logic analyzers	16800 Series, 1690 Series, 1680 Series
Modular logic analysis systems	<ul> <li>16900 Series with one or more state/timing modules:</li> </ul>
	A single node-locked FPGA dynamic probe license will enable all modules within a
	16900 Series system
	– U4154A logic analyzer module
Triggering capabilities	Determined by logic analyzer
Supported Xilinx FPGA families	Virtex-5, Virtex-4, Virtex-II Pro series, Virtex-II series, Spartan-3 series
Supported Xilinx cables (required)	Parallel 3 and 4, Platform Cable USB
Supported probing mechanisms	Soft touch (34-channel and 17-channel), Mictor, Samtec, Flying lead
FPGA dynamic probe software application	
Maximum number of devices supported on a JTAG scan chain	256
Maximum number of ATC2 cores supported per FPGA device	15
Keysight trace core characteristics	
Number of output signals	User definable: Clock line plus 4 to 128 signals in 1 signal increments
Signal banks	User definable: 1, 2, 4, 8, 16, 32, or 64
Modes	State (synchronous) or timing (asynchronous) mode
Compression	Optional 2X compression in state mode via time division multiplexing. Logic analyzer
	decompresses the data stream to allow for full triggering and measurement capability.
FPGA Resource consumption	<ul> <li>Approximately 1 slice required per input signal to ATC2 Core</li> </ul>
	<ul> <li>Consumes no BUFGs, DCM or Block RAM resources</li> </ul>
	<ul> <li>See resource calculator at www.keysight.com/find/fpga</li> </ul>

Compatible design tools		
ChipScope Pro Version	1680, 1690, 16800, 16900 Series SW Version	Primary new features
6.2i, 6.3i	2.5 or higher	Mouse-click bank select, graphical pin mapping, .cdc signal name import
6.2i, 6.3i	3.0 or higher	Support for Virtex-4 devices, improved JTAG drivers, single-session multi-core
		support, user-definable naming
7.1i	3.2 or higher	Plug & run (auto pin mapping), ATC2 "always on" option, ATC2 width + 64 banks,
		Platform Cable USB support, PRBS stimulus on test bank
8.2i	3.5 or higher	Support for Virtex-5 devices and 16800 Series logic analyzers
EDK (Embedded Development K	(it)	
8.1i SP2	3.2 or higher	Support for ATC2 core using EDK flow
Synthesis	Core Inserter produces ATC2 core ATC2 cores produced by Core Gel – Exemplar Leonardo Spectrur – Synopsys Design Compiler – Synopsys Design Compiler II – Synopsys FPGA Express – Synoplicity Synplify – Xilinx XST	n

Additional information available via the Internet: www.keysight.com/find/FPGA

### Ordering Information

Ordering options for the	Keysight B4655A FPGA dynamic probe
Option 011	<ul> <li>Entitlement certificate for perpetual node-locked license</li> </ul>
	<ul> <li>CD with application software</li> </ul>
Option 012	<ul> <li>Entitlement certificate for perpetual floating license</li> </ul>
	<ul> <li>CD with application software</li> </ul>

### Related Keysight Literature

Publication title	Pub number
Frequently Asked Questions B4655A FPGA Dynamic Probe for Xilinx - Data Sheet	5989-1170EN
16900 Series Logic Analysis Systems - Brochure	5989-0420EN
Measurement Modules for the 16900 Series - Data Sheet	5989-0422EN
U4154A Logic Analyzer Module - Data Sheet	5990-7513EN
16800 Series Portable Logic Analyzers - Brochure	5989-5062EN
16800 Series Portable Logic Analyzers - Data Sheet	5989-5063EN
1680 and 1690 Series Logic Analyzers - Data Sheet	5988-2675EN
Planning Your Design for Debug: FPGA Dynamic Probe - Design Guide	5989-1593EN

For copies of this literature, contact your Keysight representative or visit www.keysight.com/find/logic

### Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.







myKeysight

### myKeysight

www.keysight.com/find/mykeysight A personalized view into the information most relevant to you.

#### www.keysight.com/find/emt\_product\_registration

Register your products to get up-to-date product information and find warranty information.

#### KEYSIGHT SERVICES Accelerate Technology Adoption. Lower costs.

#### Keysight Services www.keysight.com/find/service

Keysight Services can help from acquisition to renewal across your instrument's lifecycle. Our comprehensive service offerings—one-stop calibration, repair, asset management, technology refresh, consulting, training and more—helps you improve product quality and lower costs.



### Keysight Assurance Plans

#### www.keysight.com/find/AssurancePlans

Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

#### Keysight Channel Partners

#### www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/logic

#### For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

#### Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

#### Asia Pacific

Australia 1 800 629 485 800 810 0189 China Hong Kong 800 938 693 India 1 800 11 2626 0120 (421) 345 Japan Korea 080 769 0800 1 800 888 848 Malaysia Singapore 1 800 375 8100 0800 047 866 Taiwan Other AP Countries (65) 6375 8100

#### Europe & Middle East

United Kingdom

For other unlisted countries: www.keysight.com/find/contactus (BP-9-7-17)

0800 0260637



www.keysight.com/go/quality Keysight Technologies, Inc. DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice. © Keysight Technologies, 2017 - 2024 Published in USA, December 2, 2024 5989-0423EN www.keysight.com

